PlatformsFaststream SiliconFaststream RadioFaststream VisionConnected EdgeFaststream SecureMobility & Rail
ProductsSemiconductor IPWireless & RANEdge & GatewaysTracking & IdentificationSoftware & FrameworksConnected Systems
TechnologyRTL to GDSIIVerification methodologyDFT and silicon testLow-power designMixed-signal integrationDesign enablement5G protocol stackWireless and RF architectureBaseband and low PHYForward error correctionControl and data planeHigh-speed interfacesFirmware and bootSilicon root of trustSoftware-defined vehicleAutomotive OTAFunctional safety
AIAI Engineering ServicesEdge AI & Embedded MLComputer Vision EngineeringSensor Fusion & PerceptionAI Silicon & AccelerationMLOps for DevicesAI Visual InspectionPredictive MaintenanceDriver MonitoringVideo Analytics & Safety
SolutionsSemiconductorIndustrial AIConnected ProductsAsset TrackingAutomotive & MobilitySmart InfrastructureSecure IdentityWireless & SatelliteSmart WashroomsFuel ManagementSmart BuildingsWorker SafetyEnergy MonitoringSmart AgricultureSmart CityAutonomous PlatformsAssembly AutomationLiDAR Rail SafetyHardware Wallet
IndustriesSemiconductorTelecommunicationsIndustrial & ManufacturingAutomotive & MobilityTransportation & RailAerospace & DefenceHealthcare & MedicalEnergy & UtilitiesOil & GasRetailConsumer ElectronicsMedia & EntertainmentSmart Infrastructure & IoT
ServicesSystem Integration overviewASIC & SoC DesignFPGA DesignFPGA-to-ASIC ConversionAnalog, Mixed-Signal & RFHardware & High-Speed PCBEmbedded SoftwareCloud, OTA & Device ManagementManufacturing TransitionHow we engage
InsightCase StudiesKnowledge CenterWhite PapersGlossaryNewsletterResources & Support
CompanyAbout FaststreamEngineering ExcellenceLeadership & OrganisationHow We EngageQuality & ComplianceStandards & EcosystemPartners & EcosystemTrust CentreLocations & DeliveryNewsroom & MediaCareers
ContactStart a projectHow we engage
Talk to an engineer
SIGNAL PROCESSING

Baseband and Low PHY

Everything between the converter and the decoder, running to a deadline set by the numerology rather than by the design. An OFDM symbol arrives every few tens of microseconds whether or not the previous one has been processed, which makes low PHY a throughput problem with a fixed budget rather than an algorithm problem with a target.

OFDMFFTChannel estimationEqualisationMIMOFixed point7.2x split
OFDM receive chain, converter to soft bits
01Down-convertNCO, mixer, decimate02Synchronisetiming and frequency03Remove CPguard interval04FFTmust finish everysymbol05Demapresource grid06Estimatesparse pilots,interpolated07Equalisecost scales withlayers08Soft demapLLRs to the decoderEvery stage runs to a deadline set by the subcarrier spacing, not by the design.
THE RECEIVE CHAIN

From converter to soft bits.

01

Down-conversion

Numerically controlled oscillator and mixer bring the band of interest to baseband, followed by the decimating filter chain that gets from converter rate to something the datapath can afford.

02

Synchronisation

Coarse and fine timing and frequency acquisition, then tracking. Getting this wrong does not degrade performance gracefully — the chain simply does not work.

03

Cyclic prefix removal

The guard interval that turns a convolutional channel into a per-subcarrier multiplication is discarded here, and any residual timing error appears as phase rotation across the band.

04

FFT

The transform that separates subcarriers, sized by the numerology and required to complete inside the symbol period at every bandwidth the design supports.

05

Resource demapping

Pulling the reference signals, control and data out of the resource grid according to the configuration currently in force.

06

Channel estimation

Estimating the channel at pilot positions, then interpolating across frequency and time. Interpolation quality is where most implementations gain or lose performance.

07

Equalisation and MIMO detection

Undoing the channel per subcarrier, and separating spatial layers where more than one is transmitted. Cost scales sharply with layer count.

08

Soft demapping

Converting equalised symbols into log-likelihood ratios for the decoder, with the quantisation of those values traded directly against coding gain.

THE DEADLINE

The numerology sets the budget, not the architecture.

Subcarrier spacing determines symbol duration. Everything in the chain has to fit inside it, and the budget shrinks as spacing widens.

Symbol timing against subcarrier spacing
Subcarrier spacingSymbol duration, approximatelyWhat that means downstream
15 kHz66.7 µs plus cyclic prefixThe most forgiving budget; legacy-compatible numerology
30 kHz33.3 µs plus cyclic prefixCommon for sub-6 GHz 5G; halves every processing budget in the chain
60 kHz16.7 µs plus cyclic prefixShorter slots for latency-sensitive traffic; pressure on FFT throughput
120 kHz8.3 µs plus cyclic prefixMillimetre wave; the transform and equaliser dominate the design

A design that closes at 15 kHz and is expected to also serve 120 kHz is not the same design with a parameter changed.

WHAT IS ACTUALLY HARD

Seven problems the block diagram does not show.

IMPLEMENTATION

Where the silicon actually goes.

In a low PHY implementation the resource is rarely spent where a block diagram suggests. The transform, the channel estimation memory and the equaliser dominate, and the memory usually exceeds the arithmetic.

Parallelism is dictated by the deadline. Because a symbol must complete within its period, the datapath is sized for the worst case and then either runs at that rate constantly or is time-shared across bandwidth. Both approaches are defensible; choosing between them is an early architectural decision that is expensive to revisit.

Fixed-point analysis runs alongside rather than afterwards. Word lengths grow through the transform, shrink at the equaliser and are deliberately reduced at the soft-value output where memory cost is highest, and each of those decisions is verified against performance rather than assumed safe.

WHERE THIS APPLIES

Industries this serves.

COMMON QUESTIONS

What engineers ask about this.

01

What is low PHY?

The lower part of the physical layer: down-conversion, synchronisation, cyclic prefix handling, the FFT, resource mapping and beamforming. In an O-RAN 7.2x split it sits in the radio unit, with upper physical layer processing in the distributed unit.

02

Why does the numerology matter so much?

Because subcarrier spacing sets symbol duration, and symbol duration is the processing budget. At 15 kHz a symbol lasts about 67 microseconds; at 120 kHz about 8. A design that closes comfortably at one spacing is not the same design with a parameter changed when it has to serve another.

03

What dominates resource in a low PHY implementation?

Memory, usually. The FFT, channel estimation storage and equaliser account for most of it, and the memory typically exceeds the arithmetic. Block diagrams suggest the opposite, which is why early estimates based on operation counts tend to be optimistic.

04

Why is channel estimation difficult?

Reference signals occupy only a fraction of the resource grid, so the channel between them has to be interpolated across frequency and time. In fast-fading or high-Doppler conditions the quality of that interpolation is where implementations differ most, and it costs memory because it needs history.

05

How does MIMO affect the equaliser?

Minimum mean square error detection requires a matrix inversion per subcarrier, and the matrix dimension grows with the number of spatial layers. What is trivial for a single layer becomes the dominant cost at four, so detector choice is a resource decision rather than purely a performance one.

06

What crosses the fronthaul at the 7.2x split?

Frequency-domain data, usually compressed. Exactly what sits either side of that line determines both fronthaul bandwidth and which device performs which processing, which is why the split point is an architecture decision and not a configuration option.

KEEP READING

Related work.

BUILD WITH FASTSTREAM

Bring us the difficult part.

Tell us the specification, the constraint and the deadline. Programmes that cross silicon, radio, embedded and AI are where Faststream is strongest.