PlatformsFaststream SiliconFaststream RadioFaststream VisionConnected EdgeFaststream SecureMobility & Rail
ProductsSemiconductor IPWireless & RANEdge & GatewaysTracking & IdentificationSoftware & FrameworksConnected Systems
TechnologyRTL to GDSIIVerification methodologyDFT and silicon testLow-power designMixed-signal integrationDesign enablement5G protocol stackWireless and RF architectureBaseband and low PHYForward error correctionControl and data planeHigh-speed interfacesFirmware and bootSilicon root of trustSoftware-defined vehicleAutomotive OTAFunctional safety
AIAI Engineering ServicesEdge AI & Embedded MLComputer Vision EngineeringSensor Fusion & PerceptionAI Silicon & AccelerationMLOps for DevicesAI Visual InspectionPredictive MaintenanceDriver MonitoringVideo Analytics & Safety
SolutionsSemiconductorIndustrial AIConnected ProductsAsset TrackingAutomotive & MobilitySmart InfrastructureSecure IdentityWireless & SatelliteSmart WashroomsFuel ManagementSmart BuildingsWorker SafetyEnergy MonitoringSmart AgricultureSmart CityAutonomous PlatformsAssembly AutomationLiDAR Rail SafetyHardware Wallet
IndustriesSemiconductorTelecommunicationsIndustrial & ManufacturingAutomotive & MobilityTransportation & RailAerospace & DefenceHealthcare & MedicalEnergy & UtilitiesOil & GasRetailConsumer ElectronicsMedia & EntertainmentSmart Infrastructure & IoT
ServicesSystem Integration overviewASIC & SoC DesignFPGA DesignFPGA-to-ASIC ConversionAnalog, Mixed-Signal & RFHardware & High-Speed PCBEmbedded SoftwareCloud, OTA & Device ManagementManufacturing TransitionHow we engage
InsightCase StudiesKnowledge CenterWhite PapersGlossaryNewsletterResources & Support
CompanyAbout FaststreamEngineering ExcellenceLeadership & OrganisationHow We EngageQuality & ComplianceStandards & EcosystemPartners & EcosystemTrust CentreLocations & DeliveryNewsroom & MediaCareers
ContactStart a projectHow we engage
Talk to an engineer
AI SERVICES

Edge AI & Embedded ML

Edge AI means running inference on the device, inside its power, memory and latency budget. That is an optimisation problem with hard constraints, not a smaller version of cloud inference. Faststream engineers the whole path: architecture selection against the budget, quantisation and pruning, operator fusion, accelerator mapping, and measurement on the real target rather than an estimate.

QuantisationPruningNPU mappingTinyMLLatency budget
What actually determines inference latency on an embedded target
INFLUENCE ON WALL-CLOCK LATENCYMemory bandwidthusually dominantOperator support on the acceleratorunsupported ops fall backQuantisation schemeINT8 against floatInput pipelinedecode and preprocessModel operation countthe figure most quotedFramework operation counts correlate poorly with measured latency. Measure on the target.
THE CONSTRAINT

Why edge inference is a different discipline.

A cloud model can be large because the constraint is cost per query. An edge model has to fit in the memory that is physically present, complete within a cycle time set by a machine that will not slow down, and do it on the power a battery or a passive enclosure can supply.

Those constraints interact. Reducing precision saves memory bandwidth and energy, but shifts accuracy. Pruning reduces computation, but irregular sparsity often runs slower on real hardware than the dense version it replaced. A smaller architecture may be worse than a quantised larger one. None of this is settled by reading a paper; it is settled by measuring on the target.

TECHNIQUES

What is actually applied.

TARGETS

What runs where.

Edge inference targets
ClassMemory availableTypical workloads
Microcontroller with DSP extensionsTens to hundreds of kilobytesAnomaly detection, keyword spotting, simple classification, sensor signal analysis
Microcontroller with NPUHundreds of kilobytes to a few megabytesSmall vision models, low-resolution detection, always-on sensing
Embedded SoC with NPU or GPUHundreds of megabytes to gigabytesReal-time detection and segmentation, multi-camera, in-cab monitoring
Industrial PC or edge serverGigabytesMulti-stream analytics, heavier models, several cells aggregated
Custom ASIC acceleratorDesigned to the workloadVolume products where no available part closes the power, cost or latency budget
MEASUREMENT

Estimates are not results.

Framework-reported operation counts correlate poorly with wall-clock latency on embedded targets, because the bottleneck is usually memory bandwidth rather than arithmetic. A model with fewer multiply-accumulate operations can be slower than one with more.

So the deliverable includes measured latency, measured power and measured accuracy on the actual hardware, across the input distribution the device will see — including the worst case, which is the one the cycle-time budget has to accommodate.

COMMON QUESTIONS

What engineers ask before they call.

01

What is edge AI?

Edge AI runs machine learning inference on or near the device that produces the data, rather than sending data to a cloud service. It is used where latency must be bounded, where connectivity is unreliable, where data volume makes uplink impractical, or where data must not leave the site.

02

How small can a model get and still be useful?

Useful anomaly detection and simple classification run in tens of kilobytes on a microcontroller. Real-time object detection typically needs an NPU or GPU class device. The right question is not how small a model can be, but what the smallest sensing and model combination is that clears the actual decision threshold.

03

Does quantisation always cost accuracy?

Usually a little, and sometimes almost nothing. INT8 post-training quantisation with a representative calibration set and per-channel scaling is often within a fraction of a per cent for classification. Small models and regression outputs are more sensitive, and those are where quantisation-aware training earns its cost.

04

Can you deploy to hardware we have already selected?

Yes, and if the selected part will not close the budget, that will be said plainly along with what would.

KEEP READING

Related work.

BUILD WITH FASTSTREAM

Bring us the difficult part.

Tell us the specification, the constraint and the deadline. Programmes that cross silicon, radio, embedded and AI are where Faststream is strongest.